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CIRCUIT FOR COMMUNICATION OVER DC 
POWER LINE USING HIGH TEMPERATURE 
ELECTRONICS 
ORIGIN OF THE INVENTION 
The invention described herein was made by employees of 
the Untied States Government and may be manufactured and 
used by or for the Government for Government purposes 
without the payment of any royalties thereon or therefore. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates to communications over 
power lines, and more specifically to circuits and systems for 
use in high temperature environments for demodulating data 
signals transmitted over power lines and transmitting modu-
lated data signals over power lines. 
2. Description of Related Art 
Environments in which it would be desirable to operate 
sensors and actuators that employ semiconductor electronics 
can have ambient temperatures that are too high for the elec-
tronics to properly operate. For example, high temperatures 
are generated by metal smelting or sintering processes, steel 
production, down hole deep drilling, and vehicle engine 
operation, such as aircraft engine operation. The electronic 
components in conventional sensors and actuators may not 
operate properly under the high temperature conditions gen-
erated by such processes. 
Further, environments in which it would be desirable to 
operate sensors and actuators that employ semiconductor 
electronics can experience ionizing radiation levels that are 
too high forthe electronics to properly operate. The electronic 
components may experience so called latch-up when oper-
ated in such environments. Environments having high ioniz-
ing radiation levels include outer space, for example Earth 
orbital environments, and various planetary surfaces. 
Conventional sensors and actuators typically require sepa-
rate power supply and data conductors. Extra conductors can 
increase system weight, cost, required space, and the risk of 
equipment failure. It would be desirable to provide a circuit 
for a sensor or actuator that employs a common power and 
data conductor and which is able to withstand high ambient 
temperature conditions or high ionizing radiation levels. 
BRIEF SUMMARY OF THE INVENTION 
Provided is a high temperature communications circuit 
including a power conductor for concurrently conducting 
electrical energy for powering circuit components and trans-
mitting a modulated data signal, and a demodulator for 
demodulating the data signal and generating a serial bit 
stream based on the data signal. The demodulator includes an 
absolute value amplifier for conditionally inverting or condi-
tionally passing a signal applied to the absolute value ampli-
fier. The absolute value amplifier utilizes no diodes to control 
the conditional inversion or non-inversion of the signal 
applied to the absolute value amplifier. 
Further provided is a high temperature communications 
circuit including a power conductor for concurrently con-
ducting electrical energy for powering circuit components 
and transmitting a modulated data signal, and a demodulator 
for demodulating the data signal and generating a serial bit 
stream based on the data signal. The demodulator is adapted 
for operation in an ambient temperature of at least 200° C. 
2 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of a system that communicates 
over a DC power bus; 
5 	 FIG. 2 is a block diagram of a circuit for transmitting and 
receiving data over a DC power bus; and 
FIG. 3 is a schematic diagram of a circuit for transmitting 
and receiving data over a DC power bus. 
10 DETAILED DESCRIPTION OF THE INVENTION 
FIG. 1 shows a block diagram of a system that communi-
cates over a power bus, for example, a direct current (DC) 
power bus 1. The DC power bus includes a "hot' energized 
15 line la and a return line lb. DC power is supplied by a system 
controller 2, such as an engine controller, for example. The 
DC power bus 1 conducts electrical energy to one or more 
nodes 3a-3c, to power devices located at the nodes 3a-3c. The 
devices powered by the DC power bus at each node can 
20 include sensors 4a-4c and actuators 5a-5c. One or more sen-
sors or actuators can be provided at each node 3a-3c. 
The system controller 2 generates a modulated data signal, 
such as an on-off-keyed data signal, which is transmitted on 
the DC power bus. It is to be appreciated that other types of 
25 modulated data signals besides on-off-keyed data signals 
could be generated by the system controller and transmitted 
on the DC power bus. A circuit at each node, for example, a 
circuit within a sensor or actuator, demodulates the data sig-
nal and is capable of responding to the data signal. The circuit 
30 can further include a transmitter for generating additional 
modulated data signals for transmission on the DC power bus. 
Accordingly, data can be transmitted from the system con-
troller 2 to the nodes 3a-3c, and from any node to any other 
node or the system controller. The system provides for asyn- 
35 chronous communications among the nodes 3a-3c and sys-
tem controller 2 over the DC power bus. Further, each node 
can monitor its own data transmissions by demodulating said 
transmissions from the DC power bus. The modulated data 
transmissions on the DC power bus are in the form of data 
4o bursts, for example, mV level carrier bursts. The circuit at 
each node demodulates the modulated data signal and gener-
ates a serial bit stream based on the data signal. 
FIG. 2 is a block diagram of an example circuit for trans-
mitting and receiving data over the DC power bus. The circuit 
45 includes a signal demodulation and conditioning portion 11 
and a processor 12. The signal demodulation and condition-
ing portion 11 and the processor 12 can be included within a 
sensor or actuator. The processor 12 can control operations of 
the sensor or actuator, and can monitor an output of the sensor. 
50 It is to be appreciated that the circuit can be used with a variety 
of sensors and actuators, and is not intended to be limited to a 
particular type of sensor or a particular type of actuator. By 
including the signal demodulation and conditioning portion 
11 and the processor 12 within a sensor or actuator, the 
55 benefits of power line communications, local device intelli-
gence (e.g., fast autonomous response to system conditions), 
and distributed control can be realized. 
The signal demodulation and conditioning portion 11 
demodulates the modulated data signal and generates the 
60 serial bit stream based on the data signal. The processor 12 
receives data communications via the serial bit stream. For 
example, the processor 12 can include a universal asynchro- 
nous receiver/transmitter (UART) 13 for receiving asynchro- 
nous serial communications from the signal demodulation 
65 and conditioning portion 11. The processor 12 can further 
include a UART 14 for transmitting asynchronous serial com- 
munications on the DC power bus. In an embodiment, the 
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transmit UART 14 controls the operation of a switch 15, and 
the switch 15 controls the application of signal bursts on the 
DC power bus. 
The processor 12 includes a first wave generator 16 and a 
second wave generator 17. The first wave generator 16 gen-
erates a signal that is 90° out of phase with a signal from the 
second wave generator 17. For example, the first wave gen-
erator 16 generates a first square wave or a sine wave ("the 0° 
signal"), and the second wave generator 17 generates a cosine 
wave or a second square wave that leads or lags the 0° signal 
by 90° ("the 90° signal"). The frequency of the waves would 
be determined by a selected crystal frequency driving the 
processor's oscillator. 
The signal demodulation and conditioning portion 11 
receives the modulated data signal from the DC power bus 
and amplifies the signal via an amplifier (not shown). In an 
embodiment, the modulated data signal is an on-off-keyed 
signal. The signal demodulation and conditioning portion 11 
demodulates the data signal using an asynchronous quadra-
ture detection technique. The data signal is provided to a first 
multiplier 18 and a second multiplier 19. The 90° signal from 
the processor 12 controls an operation of the first multiplier 
18. The first multiplier 18 multiplies the data signal by (1) 
when the 90° signal is positive, and (-1) when the 90° signal 
is zero or negative. The 0° signal from the processor 12 
controls an operation of the second multiplier 19. The second 
multiplier 19 multiplies the data signal by (1) when the 0° 
signal is positive, and (-1) when the 0° signal is zero or 
negative. 
The outputs from the multipliers 18, 19 are provided to 
respective low pass filters 20, 21, for example, low pass 
Sallen-Key filters. The outputs from the low pass filters 20, 21 
are provided to respective absolute value amplifiers 22, 23. 
The absolute value amplifiers 22, 23 can each include a plu-
rality of separate amplifiers that form, for example, non-
inverting and inverting portions of the amplifiers. The abso-
lute value amplifiers 22, 23 are configured to rectify the 
outputs from the low pass filters 20 and 21, respectively. It is 
to be appreciated that the absolute value amplifiers could be 
positive absolute value amplifiers or negative absolute value 
amplifiers, for generating positive rectified signals and nega-
tive rectified signals, respectively. 
The outputs from the absolute value amplifiers 22, 23 are 
summed by a summer 24. The output from the summer 24 is 
provided to a digitizer 25. The output from the summer 24 is 
hard limited by the digitizer, by comparison of the output 
from the summer 24 to a reference voltage level. The output 
from the digitizer 25 is the serial bit stream, which is provided 
to the UART receiver 13 of the processor 12. 
FIG. 3 is a schematic diagram of an example circuit for 
transmitting and receiving data over a DC power bus. The 
circuit includes a plurality of resistors, capacitors and solid 
state electronic components. The circuit in general, and the 
solid state electronic components specifically, are designed to 
withstand high temperatures and exposure to ionizing radia-
tion levels that would be harmful to conventional electronics. 
The circuit and its components (including the processor, not 
shown) are designed to operate in ambient temperatures of 
200° C. or greater, for example, up to 225° C. Further, the 
circuit and its components are resistant to ionizing radiation. 
As used herein, the terms "resistant to ionizing radiation" 
mean radiation tolerant, radiation hardened or strategic radia-
tion hardened, and a device that is radiation tolerant, radiation 
hardened or strategic radiation hardened is a device that is 
resistant to ionizing radiation. 
A "radiation tolerant" device is rated for a total ionizing 
dose of up to 300 krad (Si), or lower if required by a specific 
4 
application (e.g., 100 krad (Si) or 200 krad (Si)), dose rate 
upset of at least 10' rads (SiO2)/s, dose rate survivability of at 
least 10 10 rads (SiO2)/s, single event upset to 10 -10 errors/bit-
day, neutron fluence hardness of at least 10 12  MeV-cm2/mg, 
5 and is single event latch-up immune or has latch-up mitiga-
tion. 
A "radiation hardened" device is rated for a total ionizing 
dose of 300-1000 krad (Si), dose rate upset of 10'-10 10 rads 
to 
(SiO2)/s, dose rate survivability of 10 10-10 12  rads (SiO2)/s, 
single event upset of 10 -10 -10-11  errors/bit-day, neutron flu-
ence hardness of 10 12 -10 14 MeV-cm2/mg, and is single event 
latch-up immune. 
A "strategic radiation hardened" device is rated for a total 
15 ionizing dose of greaterthan 1000 krad (Si), dose rate upset of 
greater than 10 10 rads (SiO2)/s, dose rate survivability of 
greater than 10 12 rads (SiO2)/s, single event upset of less than 
10` errors/bit-day, neutron fluence hardness of greater than 
1014 MeV-cm2/mg, and is single event latch-up immune. 
20 In an embodiment, the solid state electronic components 
(i.e., operational amplifiers UlA-U1D, U2A-U2C and U3A-
U31), field-effect transistors Ql, Q2, and controllable 
switches Sl, S2) of the circuit in FIG. 3 are silicon-on-insu-
lator fabricated semiconductor components. Silicon-on-insu- 
25 lator fabricated semiconductor components may withstand 
high temperatures and exposure to ionizing radiation at levels 
that would be harmful to conventional electronics. An 
example amplifier is model HT1104 manufactured by HON-
EYWELL®. An example field-effect transistor is model 
3o HTNFET manufactured by HONEYWELL®. An example 
controllable switch is model HT1204 manufactured by HON-
EYWELL®. 
The circuit of FIG. 3 shows an example embodiment that 
includes a DC power bus having a "hot" energized line la of 
35 10 VDC. It is to be appreciated that 10 VDC is an example 
voltage level, and that other voltage levels are possible, such 
as 12 VDC, for example. As discussed above, a modulated 
data signal, such as an on-off-keyed data signal, is transmitted 
on the DC power bus. 
40 A capacitor C5 provides a low impedance path for the 
modulated data signal, but blocks the 10 VDC of the power 
bus. An example value for the capacitor C5 is 330 pF. A 
voltage regulator (not shown), that is powered by the DC 
power bus, provides local power for the circuit at a reduced 
45 DC voltage, for example, 5 VDC. 
An amplifier U2C and resistors R15-R19 form an amplifier 
subcircuit having an example gain of 20. The amplifier sub-
circuit formed by amplifier U2C and resistors R15-R19 
amplify the modulated data signal from the DC power bus. An 
50 example value for resistor R15 is 1 MQ, and an example value 
for resistors R16-R19 is 110 kQ. 
An amplifier U2A, resistors R7, R9, Rll and R12 and a 
controllable switch Sl form a multiplier subcircuit. The mul-
tiplier subcircuit formed by amplifier U2A, resistors R7, R9, 
55 Rll and R12 and the controllable switch Sl corresponds to 
the second multiplier 19 of FIG. 2. Operations of the control-
lable switch Sl are controlled by a 0° signal, for example a 
square wave, from a processor (not shown). When the 0° 
signal has a positive voltage level, the switch Sl is closed and 
60 the data signal is multiplied by (1). When the 0° signal has a 
voltage level of 0 VDC, the switch Sl is open and the data 
signal is multiplied by (-1). It is to be appreciated that if the 
data signal is in phase with the 0° signal, the negative portion 
of the data signal will be simply inverted by the multiplier, 
65 while the positive portion will remain unchanged. An 
example value for the resistors R7, R9, Rll and R12 is 210 
kQ. 
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An amplifier U213, resistors R8, R10, R13 and R14 and a 	 the output of the amplifier U1C is negative saturated and the 
controllable switch S2 form another multiplier subcircuit. 	 output is 0 VDC. The absolute value amplifier formed by the 
The multiplier subcircuit formed by amplifier U213, resistors 	 second non-inverting and inverting portions corresponds to 
R8, R10, R13 and R14 and the controllable switch S2 corre- 	 absolute value amplifier 22 of FIG. 2. 
sponds to the first multiplier 18 of FIG. 2. Operations of the 5 	 The absolute value amplifiers rectify the outputs from the 
controllable switch S2 are controlled by a 90° signal, for 	 respective low pass filters. An example value for capacitor C6 
example another square wave, from the processor. The 90° 
	
is 0.1 µF. An example value for resistors R21 and R22 is 110 
signal is 90° out of phase with the 0° signal. For example, the 	 kQ. An example value for resistors R27 and R28 is 210 kQ. 
90° signal leads the 0° signal by 90°. When the 90° signal has 	 An example value for resistors R23-26, R30, R31, R35 and 
a positive voltage level, the switch S2 is closed and the data io R36 is 221 kQ. 
signal is multiplied by (1). When the 90° signal has a voltage 	 Unlike conventional absolute value amplifiers, the absolute 
level of 0 VDC, the switch S2 is open and the data signal is 	 value amplifiers shown in FIG. 3 utilize no diodes to control 
multipliedby (-1). It is to be appreciated thatif the data signal 	 the conditional inversion or passing of applied signals. Con- 
is in phase with the 90° signal, the negative portion of the data 	 ventional absolute value amplifiers utilize diodes to form 
signal will be simply inverted by the multiplier, while the 15 rectifying bridges or precision rectifiers (i.e., so called super 
positive portion will remain unchanged. An example value for 	 diodes). However, diodes may fail under high ambient tem- 
the resistors R8, R10, R13 and R14 is 210 kQ. 	 perature conditions, for example, at temperatures exceeding 
An amplifier UlA, resistors Rl, R3 and R5, and capacitors 	 125° C. The circuit shown in FIG. 3 is designed to operate in 
Cl and C3 form a first low pass filter, which filters the output 	 an ambient temperature of at least 200° C. The inverting and 
of amplifier U2A. The first low pass filter corresponds to low 20 non-inverting portions of the absolute value amplifiers of 
pass filter 21 of FIG. 2. An amplifier U113, resistors R2, R4 
	
FIG. 3 lack diodes, and the outputs of the inverting and 
and R6 and capacitors C2 and C4 form a second low pass 	 non-inverting portions are permitted to assume negative satu- 
filter, which filters the output of amplifier U213. The second 	 rated states. 
low pass filter corresponds to low pass filter 20 of FIG. 2. An 	 Outputs from the absolute value amplifiers are summed by 
example value for the resistors Rl and R2 is 402 kQ. An 25 a summer subcircuit, which is formed by an amplifier U3C 
example value for the resistors R3-R6 is 210 kQ. An example 	 and resistors R29, R32-R34, R37 and R38. The summer sub- 
value for the capacitors Cl-C4 is 330 pF. 	 circuit corresponds to the summer 24 of FIG. 2. An example 
The outputs of amplifiers UlA and U113 are provided to 	 value for resistors R29 and R32-R34 is 221 kQ. An example 
respective absolute value amplifiers having non-inverting and 	 value for resistors R37 and R38 is 110 kQ. 
inverting portions. The absolute value function is accom-  so 	 The output from the summer subcircuit is provided to a 
plished by both of the non-inverting portions and inverting 	 digitizer subcircuit, which is formed by an amplifier U31) and 
portions. The absolute value amplifiers rectify the input sig- 	 resistors R39-R41. The digitizer subcircuit corresponds to the 
nal about a reference voltage (a virtual ground). This voltage 	 digitizer 25 of FIG. 2. The output from the summer subcircuit 
is determined by a voltage divider formed by resistors R27 
	
is hard limited by the digitizer subcircuit, by comparison of 
and R28, and also resistors R12 and R1 1, R13 and R14. A first 35 the output of the summer subcircuit to a reference voltage 
non-inverting portion includes an amplifier U3A, which is 	 level. The output from the digitizer subcircuit (Rx in FIG. 3) 
configured to pass (i.e., transmit non-inverted) signals from 	 is a serial bit stream, which is provided to a UART receiver of 
amplifier UlA. The first non-inverting portion conditionally 	 the processor (not shown). When a periodic signal, for 
passes the signal from amplifier UlA. When the signal from 	 example a sinusoidal signal, of appropriate frequency is 
amplifier UlA is above a threshold voltage, the first non- 40 present on the DC power bus, the output of the digitizer is a 
inverting portion passes the signal. When the signal from 	 logical "0." When the periodic signal is not present on the DC 
amplifier UlA is below a threshold voltage, the output of 	 power bus, the output of the digitizer is a logical "1." An 
amplifier U3A is negative saturated and the output is 0 VDC. 	 example value for the resistor R39 is 56.2 kQ. An example 
A first inverting portion includes an amplifier U1D, which is 	 value for the resistor R40 is 20 kQ. An example value for the 
configured to invert signals from amplifier UlA. The first 45 resistor R41 is 221 kQ. 
inverting portion conditionally inverts the signal from ampli- 	 The serial bit stream Rx that is provided to the processor is 
fier UlA. When the signal from amplifier UlA is below a 	 a demodulated serial data communication that was transmit- 
threshold voltage, the first inverting portion inverts the signal. 	 ted over a power conductor (e.g., the DC power bus). The 
When the signal from amplifier UlA is above a threshold 	 communication was demodulated using an asynchronous 
voltage, the output of amplifier U1D is negative saturated and 5o quadrature detection technique based on the 0° and 90° ref-
the output is 0 VDC. The absolute value amplifier formed by 	 erence signals from the processor. 
the first non-inverting and inverting portions corresponds to 	 The processor includes a transmit DART, as discussed 
absolute value amplifier 23 of FIG. 2. 	 above with respect to FIG. 2. The transmit UART provides a 
A second non-inverting portion includes an amplifier U313, 	 serial data transmission (Tx in FIG. 3) from the processor. 
which is configured to pass signals from amplifier U113. The 55 The output of the transmit DART, Tx, controls the operation 
second non-inverting portion conditionally passes the signal 	 of a field-effect transistor (FET) Q2, for example, an N-chan- 
from amplifier U113. When the signal from amplifier U113 is 	 nel power FET, via a connection to transistor's gate. The 0° 
above a threshold voltage, the second non-inverting portion 	 signal from the processor is connected to the gate of another 
passes the signal. When the signal from amplifier U113 is 	 FET Ql through a resistor R42, for example, a 2 kQresistor. 
below a threshold voltage, the output of amplifier U313 is 6o The drain of transistor Q2 is connected to the gate of transistor 
negative saturated and the output is 0 VDC. A second invert- 	 Ql. The drain of transistor Ql is connected to the DC power 
ing portion includes an amplifier U1C, which is configured to 	 bus through a resistor R20, for example, a 100Q resistor. 
invert signals from amplifier U113. The second inverting por- 	 When the output of the transmit DART, Tx, is a logical "0", 
tion conditionally inverts the signal from amplifier U113. 	 the transistor Q2 is off. The 0° signal causes the transistor Ql 
When the signal from amplifier U113 is below a threshold 65 to turn on and off according to the frequency of the 0° signal. 
voltage, the second inverting portion inverts the signal. When 	 When turned on, the transistor Ql sinks current from the DC 
the signal from amplifier U113 is above a threshold voltage, 	 power bus through resistor R20. Turning transistor Ql on and 
US 8,704,654 B1 
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off via the 0° signal creates a periodic signal, for example a 
sinusoidal signal, on the DC power bus. 
When the output of the transmit DART, Tx, is a logical "1 ", 
the transistor Q2 is turned on, pulling the gate of transistor Q1 
to ground to turn off transistor Q1. It is to be appreciated that 
a logical "1" from the transmit UART is represented as the 
absence of a periodic signal on the DC power bus, and that a 
logical "0" from the transmit UART is represented as the 
presence of a periodic signal on the DC power bus. Further, 
the subcircuit formed by transistors Q1 and Q2 and resistors 
R20 and R42 form a transmitter subcircuit for transmitting an 
on-off-keyed modulated data signal on the DC power bus. 
As discussed above, a voltage regulator (not shown), that is 
powered by the DC power bus, provides local power for the 
circuit shown in FIG. 3. The regulator provides a reduced DC 
voltage, for example, 5 VDC, for powering circuit compo-
nents such as the amplifiers. The modulated data signal 
imposed on the DC power bus would not substantially present 
itself upon the DC output of the regulator. The voltage of the 
DC power bus with a modulated data signal present would 
exceed the drop out voltage of the regulator and also be within 
the regulator's power supply rejection specifications. 
In FIG. 3, the 0° signal from the processor is connected to 
the gate of transistor Q1 through the resistor R42. It is to be 
appreciated that the 90° signal, rather than the 0° signal, could 
be connected to the gate of transistor Q1 through the resistor 
R42. 
A demodulator, processor and transmitter as discussed 
above can be included in an intelligent sensor or actuator for 
use in high temperature and high ionizing radiation environ-
ments, to achieve power line communications in such envi-
ronments. 
It should be evident that this disclosure is by way of 
example and that various changes may be made by adding, 
modifying or eliminating details without departing from the 
fair scope of the teaching contained in this disclosure. The 
invention is therefore not limited to particular details of this 
disclosure except to the extent that the following claims are 
necessarily so limited. 
What is claimed is: 
1. A high temperature communications circuit, compris-
ing: 
• power conductor for concurrently conducting electrical 
energy for powering components of the circuit and trans-
mitting a modulated data signal; and 
• demodulator for demodulating the modulated data signal 
and generating a serial bit stream based on the modu-
lated data signal from the power conductor, wherein the 
demodulator includes a first stage being a capacitively 
coupled pre-amplifier to amplify alternating current 
(AC) signal components from the power conductor 
which include the modulated data signal while blocking 
the direct current (DC) power, and a second stage com-
prised of a dual channel circuit whereby the modulated 
data signal is inverted or non-inverted conditionally to 
generate an output of each channel of the dual channel 
circuit upon logic states of first and second externally 
applied square waves in quadrature whose frequency is 
determined by a selected crystal driving an oscillator of 
a processor in communication with the demodulator of 
the high temperature communications circuit to receive 
the serial bit stream, wherein the first channel of the dual 
channel circuit is dedicated to the first square wave 
applied to the modulated data signal and the second 
channel of the dual channel circuit is dedicated to the 
second square wave applied to the modulated data sig-
nal; 
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wherein the demodulator is asynchronous with respect to 
the modulated data signal and wherein the demodulator 
includes an absolute value amplifier connected to each 
channel of the dual channel circuit for conditionally 
5 inverting or conditionally passing the output of the sec-
ond stage applied to the absolute value amplifier, said 
absolute value amplifier including: 
an inverting portion for conditionally inverting the out-
put of the second stage applied to the absolute value 
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amplifier, wherein the inverting portion does not uti-
lizes any diodes and includes an amplifier having an 
output which is in a negative saturated state when the 
inverting portion is not inverting the output of the 
15 	 second stage applied to the absolute value amplifier, 
• non-inverting portion for conditionally passing the 
output of the second stage applied to the absolute 
value amplifier, wherein the non-inverting portion 
does not utilizes any diodes and includes another 
20 amplifier, said other amplifier having an output which 
is in a negative saturated state when the non-inverting 
portion is not passing the output of the second stage 
applied to the absolute value amplifier, and 
• summer for summing the outputs of the inverting por- 
25 tion and the non-inverting portion from each channel 
of the dual channel circuit to output a data signal used 
for generating said serial bit stream; 
wherein the demodulator is adapted for operation in an 
ambient temperature of at least 200° C.; 
30 	 wherein the modulated data signal is an on-off-keyed sig- 
nal, and the demodulator demodulates the modulated 
data signal using an asynchronous quadrature detection 
technique. 
2. The circuit as set forth in claim 1, wherein the demodu-
35 lator comprises a plurality of silicon-on-insulator fabricated 
semiconductor components. 
3. The circuit as set forth in claim 1, wherein the demodu-
lator is resistant to ionizing radiation. 
4. The circuit as set forth in claim 3, wherein the demodu-
40 lator is a radiation hardened device or a strategic radiation 
hardened device. 
5. The circuit as set forth in claim 1, wherein the demodu-
lator contains a third stage comprised of a low pass filter 
applied to each channel of the dual channel circuit which 
45 filters all AC signals to zero which are not at the frequency of 
the two square waves in quadrature and provides an output of 
the low pass filter to the respective absolute value amplifier. 
6. The circuit as set forth in claim 5, wherein the demodu-
lator contains a fourth stage comprised of the absolute value 
50 amplifier connected to each channel of the dual channel cir-
cuit to receive the output of the respective low pass filter to 
generate four channel outputs in which each absolute value 
amplifier is configured to pass only positive in polarity signals 
and invert only negative polarity signals of the output of the 
55 respective low pass filter. 
7. The circuit as set forth in claim 6, wherein the demodu-
lator contains a fifth stage comprised of the summer to com-
bine the aforementioned four channels from the fourth stage. 
8. The circuit as set forth in claim 7, wherein the demodu-
60 lator contains a sixth stage to compare the output from the 
fifth stage with a reference to generate the serial bit steam. 
9. The circuit as set forth in claim 1, further comprising a 
seventh separate stage whereby the processor of the high 
temperature communications circuit modulates and transmits 
65 an outgoing digital data stream in an on-off keyed fashion on 
the power conductor. 
